



# ELECTRICAL CHARACTERIZATION IN VLSI TECHNOLOGIES

**LORIS VENDRAME**  
**STMicroelectronics – CR&D**  
**Agrate Brianza (MI)**

---

**STMicroelectronics**

---

# OUTLINE

## ▣ Introduction

- VLSI technologies
- Layout background

## ▣ Electrical characterization

- Products
- Components

## ▣ Test structures

## ▣ Measurements

## ▣ Analogue characterization: Mismatch

## ▣ Analogue, specific issues

## ▣ Compact modeling




# CONTRIBUTIONS


- ▣ **International Electron Device meeting**
- ▣ **Symposium on VLSI Technology and Circuits**
- ▣ **International Conference on Microelectronic Test Structures**
- ▣ **European Solid-State Device Research Conference**
- ▣ **Advanced IC Design Course (Europractice-EFPL)**
- ▣ **Dr. G. Croce, G. Ricotti (STM-TPA)**
- ▣ **Dr. D. Cantarelli, G. Fontana, R. Annunziata, C. Riva, A. Marmiroli, C. Giambelli, P. Fantini, L. Bortesi, K. Giarda, Dr. A. Maurelli**
- ▣ **Prof. A. Lacaita (Politecnico di Milano)**



# SUBMICRON DEVICES




# SUBMICRON MOSFETs



Active area  
Gate  
Contacts

- Isolation
- Well
- Gate oxide
- Gate definition
- Light Doped Drain
- Spacer
- Drain (plus)
- Salicide
- Contacts

# SUBMICRON TECHNOLOGIES




BACK END

Cu  
interconnect


Low K  
dielectric

$\text{Si}_3\text{N}_4$   
Etch stop



FRONT END




# 6 metal layer 0.18 $\mu\text{m}$ Technology SEM cross section




# 6 metal layer 0.18 $\mu\text{m}$ Technology




# Small signals: orders of magnitude, bits and %'s





# ELECTRICAL CHARACTERIZATION



PRODUCTS (CIRCUITS  
IN VLSI TECHNOLOGIES)



ELEMENTARY DEVICES /  
STRUCTURES



# PRODUCTS

## electrical characterization

-**EWS** (Electrical Wafer Sort):

- \* 1 or 2 step characterization on wafer

-**FINAL TEST**:

- \* After packaging
- \* Possible 'burn-in' tests (e.g. 24h biased) to screen early failures
- \* Possible 'speed' tests

EWS and FINAL TEST:

- \* Product dependent:

Digital / Analog / mixed circuits

=> different testers / complexity

---



# DEVICES / STRUCTURES

## electrical characterization

All these elementary components are arranged in a “TEST PATTERN” i.e. a set of different test structures (a collection of single structures, active and passive, and small test circuits) for:


- process development (large set)  
designed for process characterization,  
layout rules definition, and device modeling
- defectivity: yield optimization/forecast
- process control (minimum set)  
to track and keep aligned device electrical  
properties from lot to lot



# Process Control TEG (1)


- ✓ Only a few TEGs in available scribing (saw) lanes

TEG = Testing Evaluation Group



- ✓ Possible wafer mapping
- ✓ Used for parametric testing:
  - e.g. 9 sites/wafer
  - testing speed requirements
  - selected measurements

# Process Control TEG (2): layout



Must: minimize number of pads, and series resistance




# Process Control TEG (3)

- ▣ Only a few TEGs in available room (depending on scribing lanes number in exposure field)
- ▣ Only small structures, but some large ones (usually capacitors) on top or bottom of the pads
- ▣ Width: max 100  $\mu\text{m}$
- ▣ Length: e.g. 5120  $\mu\text{m}$  (32 pads) plus external structures
- ▣ Pad dimensions: e.g. 80x80  $\mu\text{m}$
- ▣ All what need to monitor a “production” process:
  - ✓ Transistors, resistors, via chains, parasites, cells, diodes, capacitors, bipolars, “special” structures (e.g. for damage evaluation)



# Process Development Test Pattern (1)



Large available room:  
part of exposure field,  
corresponding to  
one or more product  
prototypes

A large number of TEGs  
is drawn

# Process Development Test Pattern (2)

- ▶ Almost complete set of structures
  - Transistor: all types, stepped in length and width
  - Diodes: small and large, area and perimeter
  - Oxide Capacitor: small and large, area and perimeter
  - Parasites: all types, stepped design rules  
to check isolations, leakage, breakdown, unwanted MOS, ...
  - Design rules: lithographic limits, robustness  
e.g. contact-gate distance, ...
  - Resistors: stepped widths
  - Van der Pauw, Kelvin, Cross-Bridge resistors
  - Specific devices if released by the technology:  
e.g. DMOS, Non Volatile Memory cells, ...




# Process Development Test Pattern (3)

- ▶ Model Extraction Structures:
  - Parasitic Interconnection Capacitors / transducers
  - Matched pairs (analogue characterization)
- ▶ Other structures:
  - Ring Oscillators (dynamic characterization, model validation,...)
  - Electro Static Discharge protections, I/O buffers
  - Test chip (critical circuit blocks, demonstrators,...)
- ▶ Wafer Level Reliability Development:
  - e.g. structure for electromigration studies



# On-chip Interconnect capacitance measurements (1): Charge Based Capacitive Measurements method




- non overlapping signal => no short circuit current


- f limited to fully charge/discharge C      =>      
$$C = \frac{I}{V_{dd} f}$$

- I = average (charging) current

## On-chip Interconnect capacitance measurements (2): evolution (cross-talk based) and implementation



- Configuration for in line testing
- Buffered aggressors to minimize AC requirements on the on-wafer measurement system
- On-chip non-overlapping signal generator
- Pins: biases, aggressor, 'clock'



$C_{\text{measured}} = 2.8\text{fF}$



# Defectivity Test Pattern

Generally is a “simple” circuit (inverter chains) designed to test the process as a whole: the signal has to cross ‘all’ the layers and the design should be as complex as a product.

Large device/structure number:

e.g. 5 million MOSFETs



25million contacts/vias

1mm<sup>2</sup> of gate oxide area


Wafer testability, easy failure analysis, possibility of packaged (life) tests, and to track defect density



# On wafer measurement systems



Range:  
0-200V  
0-1A





## Requirements:

- automatic, semi-automatic, manual
- possible T measurements (-40...+125C)
- high accuracy or high speed  
(e.g.  $\mu\text{V}/\text{fA}$  resolution, 0.1% accuracy)




# Output characteristics – 1

- ▶ Main constant parameters:
  - ▶  $W_{NOM}$ ,  $L_{NOM}$ ,  $V_{GS}$ ,  $V_{BS}$
- ▶ Independent variable:
  - ▶  $V_{DS}$
- ▶ Measured variable:
  - ▶  $I_D$



# Output characteristics – 2





## Parametric testing parameters:

- $I_{Dsat}$   
@  $V_g = V_d = V_{DD}$
- $R_{on} = V_d/I_d$   
@  $V_g = V_{DD}$   
 $V_d = 100\text{mV}$
- ▲  $I_{off}$  (best on large W)  
@  $V_g = 0\text{V}$   
 $V_d = V_{DD}$



# Transfer characteristics – 1


- ▶ Main constant parameters:
  - ▶  $W_{NOM}$ ,  $L_{NOM}$ ,  $V_{DS}$ ,  $V_{BS}$
- ▶ Independent variable:
  - ▶  $V_{GS}$
- ▶ Measured variable:
  - ▶  $I_D$




# Transfer characteristics - 2 transconductance

► Parameters:

- $V_{DS} = 100 \text{ mV}$
- $V_{BS} = 0 \text{ V}$
- $W_{NOM} = 10 \text{ }\mu\text{m}$
- $L_{NOM} = 0.8 \text{ }\mu\text{m}$



# Transfer characteristics - 3 threshold ( $V_T$ ), $\beta$



## Parametric testing parameters:

### ■ $V_T$

1) by current


@  $V_d = 100\text{mV}$

$I_D = 1\mu\text{A}$

2) by 3 or 4 points  
and extrapolation  
slope gives  $\beta$




## Transfer characteristics – 4 Sub-threshold




- ▶ transfer characteristic plotted with logarithmic y-axis
- ▶ normally the used sub-threshold parameter is the reverse of slope:  $1/\text{slope}$  measured in mV/dec

# Snap-back - 1




- ▶ Snap back curve is exactly an output characteristic, but
- ▶ If the measurement is made like a standard output curve, forcing a ramp voltage on the drain node, it is impossible to see the region at negative resistance.



## Parametric testing parameters:


- BV (often by current) @  $V_g = 0V$ ,  $I_D = 10nA$

## Snap-back - 2




It is necessary to use a resistance on the drain to reduce the risk of heavy damaging of the sample


To measure characteristics with a negative resistance:  
-use an external load resistance higher than the negative one  
-force the current and measure the voltage



# Temperature measurements -1



# Temperature measurements - 2




exponential increase of  
leakage current




# Trend chart

N-channel typical: Saturation current




# Resistance measurements issues: Kelvin measurements



- Non ideality of:  
sources, voltmeters and ammeters  
(undesired loading effects)
- Cable and contact resistances  
(additional resistance contribution  
measured)
- Other effects:  
Joule heating (may change R)  
Stray currents paths (leakage in  
semiconductors – light effects!)

# Resistance test structures

- ▶ Cross: based on Van der Pauw measurement



$$R_s = 4.53 \times V/I$$

Sheet resistance

$$R_s = (\pi/\ln 2) \times (V_{32}/I_{45})$$


$$W = R_s \times L \times (I_{41}/V_{56})$$

Sheet resistance

Dimensional control (W)

Resistance

Kelvin structure




# MATCHING

- ▣ Transistor matching: ‘characterization of differences between closely spaced identical transistors’
- ▣ Material from: Hans Tuinhout, Maarten Vertregt (Philips Research Labs) et al., IEEE ICMTS short courses '98 and '99, Medea workshops
- ▣ Parametric spread
- ▣ Matched pairs and their layout
- ▣ Analogue circuits & matching
- ▣ Matching characterization and modeling



# PARAMETRIC SPREAD



Solution: better process control and equipment improvements, or....

Variation of transistor properties (spread) is due to deterministic variations across the wafer:

- critical dimensions:  $\Delta CD$
- layer thickness:  $\Delta t$
- furnace temperatures:  $\Delta T$
- uniformity of chemicals:  $\Delta C$




Resulting variation of electrical transistor properties (spatial parametric variations):

- currents: 5-15%
- voltages: 10-50mV



# MATCHED PAIRS



Differences between **identically designed components** placed at a small distance in an identical environment:

## MISMATCH

Electrical transistor properties show much smaller differences:

- currents: 0.01-5%
- voltages: 0.2-10mV

Due to the small distance between the components, observed differences are not caused by deterministic effects but by **stochastic** (random effects)

# Rules for absolute values and matching

## ▣ ABSOLUTE VALUES:

- Good control of geometries: e.g. avoid structure uncertainties due to folding, end effects, clearance...
- Non minimum dimensions

## ▣ MATCHING:

- Same: structure, temperature (\*), shape, size, orientation, surroundings, neighborhoods
- Common centroid geometries
- Minimum distance
- Non minimum size

(\* ) also during transients, place on same distant isotherm

From: E. Vittoz "Advanced CMOS & BiCMOS IC Design '99"

---



# MATCHING & DESIGN

## ▣ BACKGROUND:

- The absolute electrical values of devices varies wafer to wafer and lot to lot (e.g. 10-30%)
- If a design is based on RATIOS of electrical quantities the variations are reduced (e.g. 0.1-1%)
- The absolute accuracy is replaced with matching accuracy
- Many analogue circuits are based on using pairs or multiples of supposedly identical components: current mirrors, differential pairs, opamps, comparators, A/D, D/A, PLL,...


## ▣ MISMATCH is defined as:

- “...the random differences between identically designed devices caused by time-independent random variations in physical quantities (doping, oxide)”

## ▣ MISMATCH therefore cannot be completely removed but can be reduced by applying appropriate design rules and can be measured/monitored





# Circuit evolution



Example: from a discrete LRC filter...

...to active RC filter:  
 $OPA \Leftrightarrow L$ , but discrete  $R$ ...




...to switched-capacitor filter:  
 $R$  replaced by [MOS] capacitors  
 $\Rightarrow$  Fully integrated

Absolute accuracy of  $R \& C$  (10-30%)  
 replaced with matching accuracy  
 of  $C$  (0.05-0.2%)



# Current mirrors

- ▣ High Rout => high L
- ▣  $I_{out} = I_{in} (W_2/L_2) / (W_1/L_1)$
- ▣ For matching:  $L_1 = L_2$
- ▣ For good matching: large  $V_{gs} - V_t$   
so  $V_t$  mismatch is unimportant, but  
I matching is “gain” matching in the limit:
- ▣ Example: NMOS,  $V_t = 0.5V$



$\sigma(\Delta I_d / I_d)$ :

W/L (um/um)	@ $V_g =$	0.7V,	1.1V,	1.8V
0.5/0.18		20%,	9%,	3%
30/10		0.5%,	0.2%,	0.1%

# MATCHING assumptions and implications - 1

- ▢ Random matching is composed of many single events of a mismatch generating process
- ▢ The effects on a parameter are so small that the contributions to the parameter can be summed
- ▢ The effects have a correlation distance much smaller than the area of interest (the active area of the components)

Valid for: distribution of doping ions, oxide charges, mobility fluctuation, grains, etc.

Implications:

Occurrences of these events are mutually independent (Poisson Statistics)

Central limit theorem: Let  $X_1, X_2 \dots X_n$  be independent random variables which are identically distributed, then  $P = X_1 + X_2 \dots + X_n$  is asymptotically normal distributed

=>



## MATCHING assumptions and implications -2

- ▣ This will result in a Normal (Gaussian) distribution of the random mismatch amplitude
- ▣ If the occurrence of the single events in P are mutually independent:
  - The average value of the event density  $F_p$  is constant
  - The mean value of events in an area WL will be  $WLF_x$
  - The variance of events in an area WL is  $\sigma^2 = WLF_x$
  - Or, per unit area:

$$\sigma \propto 1/\sqrt{WL}$$




# D.O.E. MOSFET matched pairs


- A ladder of matched pairs with different size is done for each device of interest: e.g. C, R, MOS (see the example below)

LV	
W(um)	L(um)
<b>30</b>	<b>10</b>
<b>11</b>	<b>10</b>
<b>11</b>	<b>6</b>
<b>1.4</b>	<b>10</b>
<b>4.2</b>	<b>2</b>
<b>0.5</b>	<b>6</b>
<b>3.1</b>	<b>1</b>
<b>1.4</b>	<b>2</b>
<b>2</b>	<b>0.18</b>
<b>0.5</b>	<b>0.18</b>




HV, LV_nat	
W(um)	L(um)
<b>30</b>	<b>10</b>
<b>11</b>	<b>10</b>
<b>11</b>	<b>6</b>
<b>1.4</b>	<b>10</b>
<b>4.2</b>	<b>2</b>
<b>0.72</b>	<b>6</b>
<b>3.1</b>	<b>1</b>
<b>1.4</b>	<b>2</b>
<b>2</b>	<b>0.64</b>
<b>0.72</b>	<b>0.64</b>



## Min. spacing & Gate protected



# Matching measure & modeling-1



V<sub>th</sub>:

$$\Delta P = P1 - P2$$

Beta, I<sub>d</sub>, R, C:

$$\Delta P/P(\%) = 200 * (P1 - P2) / (P1 + P2)$$

In a well designed pair the difference is close to 0  
The mean indicates an OFFSET, a 'systematic mismatch'


$\sigma$  represents the MATCHING, the physical stochastic (Random) effects

The characterization is done for all the pairs of the DOE



# Matching measure & modeling-2

Plot  $\sigma(\Delta P)$  or  $\sigma(\Delta P/P)$  versus  $1/\sqrt{W \cdot L}$



$$\sigma_{\Delta VT} = \frac{A_{vt}}{\sqrt{W \times L}}$$

$$\Delta VT = VT1 - VT2,$$
$$A_{VT} \text{ (mV} \cdot \mu\text{m)},$$

For other parameters, e.g.:

$$\sigma \left( \frac{\Delta \beta}{\beta} \right) = \frac{A_{\beta}}{\sqrt{W \times L}} + B_{\beta}$$

$$A_{\beta} \text{ (\%} \cdot \mu\text{m)} \text{ and } B_{\beta} \text{ (\%)}$$

At first order larger devices gives better matching



## MATCHING measurement challenges

- ▣ Matching characterization deals with SMALL DIFFERENCES (current or voltages)
- ▣ Measurement system short term repeatability is very important:
  - Stability of meters and sources
  - Temperature stability (e.g. thermo-chuck control in +/-0.1 ° C)
- ▣ BJTs are more critical:  $I_c$  varies 0.1% per 0.01°C!
- ▣ Careful should be paid on resistance drop (Kelvin structures)
- ▣ Statistical sample dimension is a tradeoff between speed and statistical uncertainty: robust statistical estimation techniques (outliers...) are required
- ▣ ....



# Analog versus digital

Signal represented by:

Electrical processing with:

**DIGITAL**

numbers (codes)

regeneration

**ANALOG**

physical values (V, I, Q, f)

No regeneration



**Related Layout**

**Topics:**

- variety of sizes and shapes
- absolute values (as few as possible)
- matching (designs based on ratios)
- parasitics
- long-range coupling



**Distortion**

**Noise**



# Parasitic effects

## ▣ Various types:

- Capacitance: to ground or from node to node
- Series resistance of layers / parallel conductances
- Leakage currents, re-collection of minority carriers
- Long-range coupling

## ▣ Results in various effects:

- Speed/bandwidth reduction
- Degradation of precision
- Distortion of characteristics, CMRR degradation,...
- Noise / feed-through / interactions / losses

## ▣ Solution: eliminate, minimize, compensate (by matched structures)

# Long-range coupling

## □ Cohabitation on same chip of :

Digital/High level analog (V) - 120dB attenuation required - Low level analog ( $\mu\text{V}$ )


## □ Coupling mechanisms:

- Power lines: use separate V+, V-, GND, wide wires
- Resistive (through substrate) (\*)
- Capacitive (in air)
- Thermal (via substrate)
- By minority carriers

(\*) If  $R \gg r_1, r_2$

$$V_2 \approx I * r_1 * r_2 / R$$


=> Min  $d_1, d_2$ ; Max  $D$ ; well



From: E. Vittoz "Advanced CMOS & BiCMOS IC Design '99"



# Capacitive coupling through air



A1, A2: diffusions (drain), interconnects

Hypothesis:  $C12 \ll C2$

$$V2 \approx V1 * C12 / C2$$

If  $D^2 \gg A1$  and  $A2$  then  $C12 \approx \frac{\epsilon_0 * A1 * A2}{2 * \pi * D^3}$

Examples for 120dB attenuation:



A1( $\mu\text{m}^2$ )	A2( $\mu\text{m}^2$ )	C2(fF)	C12max(F)	Dmin( $\mu\text{m}$ )
10	10	5	5E-21	30
10000	10	5	5E-21	300
10000	10000	100	100E-21	1120

Improvements: reduce A1, A2; increase D; shield A1 or A2


From: E. Vittoz "Advanced CMOS & BiCMOS IC Design '99"




# Compact modeling





Silicon



Process development




Single device modeling



Design circuit & simulation

Measurements-simulation  
comparison



## Compact model: definition

- ✓ A compact model describes the device electrical behavior by using analytical functions containing parameters:

$$I_S = \beta \cdot G_3 \cdot \frac{V_{GT3} \cdot V_{DS1} - \left(\frac{1 + \delta_1}{2}\right) \cdot V_{DS1}^2}{\{1 + \theta_1 \cdot V_{GT1} + \theta_2 \cdot (U_s - U_{s0})\} \cdot (1 + \theta_3 \cdot V_{DS1})}$$

$$V_{GT3} = 2 \cdot m \cdot \phi_T \cdot \ln(1 + G_1)$$


$$G_1 = \exp\left(\frac{V_{GT2}}{2 \cdot m \cdot \phi_T}\right), \quad V_{GT2} = V_{GS} - V_{T2}$$

$$V_{T2} = VTOR + \text{bodyeffect} + DIBL + \text{staticfeedback}$$



# MOSFET Models 'philosophy'

- **I generation**  $\Rightarrow$  start from a simple physical device description (a small number of parameters)
- **II generation**  $\Rightarrow$  use a strong mathematical approach in order to grant the simulation robustness (number of parameters diverges)
- **III generation**  $\Rightarrow$  recover the physical approach considering the phenomena complexity due to down-scaling technology (large number of parameters)




**BSIM3/4 & Philips MOS Model 9/11 (MM9/11)**



# Modeling issues

- ✓ An accurate and extensive electrical characterization in a large operating bias and temperature domain is needed
- ✓ Extract a model card consists in finding the best values of model parameters in order to picture the real device behavior.
- ✓ For an *accurate model card*




A good matching between the *model capability* in picturing the device experimental behavior and the *capability* to find out the best fit parameters.

# 'Process alignment' to model card

Comparison  
measurements –  
- model cards:

Analytical measurements  
with parameters (e.g.  $V_{bs}$ )



## A MOS model card

```
*{ENMM9_TYP} CMOST7X/CMOST7Y NLVLVS TYPICAL CURRENT
.MODEL ENMM9
+ NMOS LEVEL = 59
+ TOX      = 9E-9          TR      = 27
+ LER      = 2.516084E-7   LVAR     = 0          LAP      = 4.419579E-7
+ WER      = 9.858698E-6   WVAR     = 4.748338E-8   WOT      = 7.065096E-8
+ VTOR     = 0.3803098    SLVTO    = 5.096637E-8   SL2VTO   = -9.97384E-15
+ SWVTO    = -1.170478E-8  STVTO    = -6.269264E-4  BETSQ    = 2.339437E-4
+ ETABET   = 1.8406012    THE1R    = 1.0359661    SLTHE1R  = 1.860615E-7
+ FTHE1    = 2.6984018    WDOG     = 4.83065E-7   SWTHE1   = -2.539185E-8
+ STTHE1R  = -2.847537E-3  STLTHE1  = -5.46098E-10    THE2R    = 0.1711789
+ SLTHE2R  = 1.627924E-8   SWTHE2   = 3.503206E-8     STTHE2R  = 1.070541E-5
+ STLTHE2  = 2.682545E-11  KOR      = 0.55997       SLKO     = -6.603552E-8
+ SWKO     = -5.51674E-8   KR       = 0.4855065    SLK      = -1.088468E-7
+ SWK      = -1.297093E-8  VSBXR    = 0.0442286     SLVSBX   = -2.115393E-6
+ SWVSBX   = -1.346183E-6  PHIBR    = 0.8228605    ZET1R    = 1.5802514
+ SLZET1   = -1.378976E-4  ETAZET   = 0.5           MOR      = 0.4965183
+ SLMO     = 3.23825E-5    STMO     = 8.330824E-5   ETAMR    = 0.34516
+ GAMOOR   = 0.0154123    SLGAMOO  = 9.353718E-16   ETAGAMR  = 2
+ VSBTR    = 100         SLVSBT   = 0          GAM1R    = 0.0273134
+ SLGAM1   = 7.062739E-9  SWGAM1   = 0          ETADSR   = 0.6
+ VPR      = 2.5114337    ALPR     = 6.881559E-3   SLALP    = 3.728809E-9
+ SWALP    = -2.980343E-9  ETAALP   = 1          THE3R    = 0.1842224
+ SLTHE3R  = 5.50539E-8   SWTHE3   = -6.71814E-10    STTHE3R  = -6.74519E-4
+ STLTHE3  = -1.51114E-10  A1R      = 99.2108051    SLA1     = -5.756254E-6
+ SWA1     = 1.727926E-5   STA1     = 0.1582689       A2R      = 28.7445013
+ SLA2     = -3.442762E-7  SWA2     = -2.632184E-6    A3R      = 0.6740045
+ SLA3     = -6.53344E-8   SWA3     = -1.351037E-7    IS       = 2.5E-15
+ ALEV     = 3           DCAPLEV  = 0          DIOLEV   = 4
+ CJ       = 1.247914e-03  CJSW    = 1.814809e-10  CJGATE   = 2.264910e-10
+ MJ       = 0.409249     MJSW    = 0.354321       COL      = 1.15923E-10
+ CGBO    = 0           PB       = 0.90400        PBSW     = 0.90400
+ JS       = 4.968009e-07  JSW     = 1.3741806e-12  HDIF    = 0.4E-6
```



# An example of circuitry simulation: CMOS inverter-1

## \* Subcircuit definition


```
.subckt inv 1 2 3
m2 2 1 0 0 ENMM9 w=10u l=4u ad=100p pd=40u as=100p
m1 2 1 3 3 EPMM9 w=70u l=4u ad=100p pd=40u as=100p
c1 2 0 0.5p
.ends inv
```

## \* Electrical source definitions




```
vdd 6 0 5v
vin 1 0 pulse(0 5 20e-9 20e-9 20e-9 30e-9 100e-9)
```

## \* Simulation options & commands

```
.tran 0.5n 300n uic
.ic v(1)=0
.plot tran v(1) v(2)
.print tran v(1) v(2)
.option eps=0.5e-3 tnom=50 list node
.end
```



# An example of circuitry simulation: CMOS inverter-2



# CONCLUSIONS

- ▣ Electrical characterization of VLSI circuits, devices and technologies is a challenging task
- ▣ Component/Structure characterization is required for
  - technology development
  - Modeling => design
  - Process monitoring
- ▣ Not only devices but also ‘parasitics’ have to be measured since second and third order effects are growing importance due to active device scaling
- ▣ Specific characterization is required for certain applications: e.g. matching for analogue

