Ultralow Offset Voltage Operational Amplifiers

OP07

FEATURES
Low V_{OS}: 75 μV Max
Low V_{OS} Drift: 1.3 μV/°C Max
Ultra-Stable vs. Time: 1.5 μV/Month Max
Low Noise: 0.6 μV p-p Max
Wide Input Voltage Range: ±14 V
Wide Supply Voltage Range: 3 V to 18 V
Fits 725,108A/308A, 741, AD510 Sockets
125°C Temperature-Tested Dice

APPLICATIONS
Wireless Base Station Control Circuits
Optical Network Control Circuits
Instrumentation
Sensors and Controls
Thermocouples
RTDs
Strain Bridges
Shunt Current Measurements
Precision Filters

PIN CONNECTIONS

Epoxy Mini-Dip (P-Suffix)
8-Pin SO (S-Suffix)



GENERAL DESCRIPTION

The OP07 has very low input offset voltage (75 μV max for OP07E) which is obtained by trimming at the wafer stage. These low offset voltages generally eliminate any need for external nulling. The OP07 also features low input bias current (±4 nA for OP07E) and high open-loop gain (200 V/mV for OP07E). The low offsets and high open-loop gain make the OP07 particularly useful for high-gain instrumentation applications.

The wide input voltage range of ±13 V minimum combined with high CMRR of 106 dB (OP07E) and high input impedace provides high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the OP07, even at high gain, combined with the freedom from external nulling have made the OP07 an industry standard for instrumentation applications.

The OP07 is available in two standard performance grades. The OP07E is specified for operation over the 0°C to 70°C range, and OP07C over the –40°C to +85°C temperature range.

The OP07 is available in epoxy 8-lead Mini-DIP and 8-lead SOIC. It is a direct replacement for 725,108A, and OP05 amplifiers; 741-types may be directly replaced by removing the 741's nulling potentiometer. For improved specifications, see the OP177 or OP1177. For ceramic DIP and TO-99 packages and standard micro circuit (SMD) versions, see the OP77.



Figure 1. Simplified Schematic

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 **www.analog.com**
Fax: 781/326-8703 **© Analog Devices, Inc., 2002**

OP07–SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS (V_S = ±15 V, T_A = 25°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage[1]	V_{OS}			30	75	µV
Long-Term V_{OS} Stability[2]	V_{OS}/Time			0.3	1.5	µV/Mo
Input Offset Current	I_{OS}			0.5	3.8	nA
Input Bias Current	I_B			±1.2	±4.0	nA
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz[3]		0.35	0.6	µV p-p
Input Noise Voltage Density	e_n	f_O = 10 Hz		10.3	18.0	nV√Hz
		f_O = 100 Hz[3]		10.0	13.0	nV√Hz
		f_O = 1 kHz		9.6	11.0	nV√Hz
Input Noise Current	I_n p-p			14	30	pA p-p
Input Noise Current Density	I_n	f_O = 10 Hz		0.32	0.80	pA√Hz
		f_O = 100 Hz[3]		0.14	0.23	pA√Hz
		f_O = 1 kHz		0.12	0.17	pA√Hz
Input Resistance—Differential Mode[4]	R_{IN}		15	50		mΩ
Input Resistance—Common-Mode	R_{INCM}			160		GΩ
Input Voltage Range	IVR		±13	±14		V
Common-Mode Rejection Ratio	CMRR	V_{CM} = ±13 V	106	123		dB
Power Supply Rejection Ratio	PSRR	V_S = ±3 V to ±18 V		5	20	µV/V
Large-Signal Voltage Gain	A_{VO}	R_L ≥ 2 kΩ, V_O = ±10 V	200	500		V/mV
		R_L ≥ 500 Ω, V_O = ±0.5 V, V_S = ±3 V[4]	150	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	R_L ≥ 10 kΩ	±12.5	±13.0		V
		R_L ≥ 2 kΩ	±12.0	±12.8		V
		R_L ≥ 1 kΩ	±10.5	±12.0		V
DYNAMIC PERFORMANCE						
Slew Rate	SR	R_L ≥ 2 kΩ[3]	0.1	0.3		V/µs
Closed-Loop Bandwidth	BW	A_{VOL} = 1[5]	0.4	0.6		MHz
Closed-Loop Output Resistance	R_O	V_O = 0, I_O = 0		60		Ω
Power Consumption	P_d	V_S = ±15 V, No Load		75	120	mW
		V_S = ±13 V, No Load		4	6	mW
Offset Adjustment Range		R_P = 20 kΩ		±4		mV

NOTES

[1]Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

[2]Long-term input offset voltage stability refers to the averaged trend time of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 µV refer to the typical performance curves. Parameter is sample tested.

[3]Sample tested.

[4]Guaranteed by design.

[5]Guaranteed but not tested.

Specifications subject to change without notice.

OP07C ELECTRICAL CHARACTERISTICS (V_S = ±15 V, T_A = 25°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage[1]	V_{OS}			60	150	µV
Long-Term V_{OS} Stability[2]	V_{OS}/Time			0.4	2.0	µV/Mo
Input Offset Current	I_{OS}			0.8	6.0	nA
Input Bias Current	I_B			±1.8	±7.0	nA
Input Noise Voltage	e_n p-p	0.1 Hz to 10 Hz[3]		0.38	0.65	µV p-p
Input Noise Voltage Density	e_n	f_O = 10 Hz		10.5	20.0	nV√Hz
		f_O = 100 Hz[3]		10.2	13.5	nV√Hz
		f_O = 1 kHz		9.8	11.5	nV√Hz
Input Noise Current	I_n p-p			15	35	pA p-p
Input Noise Current Density	I_n	f_O = 10 Hz		0.35	0.90	pA√Hz
		f_O = 100 Hz[3]		0.15	0.27	pA√Hz
		f_O = 1 kHz		0.13	0.18	pA√Hz
Input Resistance- Differential Mode[4]	R_{IN}		8	33		mΩ
Input Resistance- Common-Mode	R_{INCM}			120		GΩ
Input Voltage Range	IVR		±13	±14		V
Common-Mode Rejection Ratio	CMRR	V_{CM} = ±13 V	100	120		dB
Power Supply Rejection Ratio	PSRR	V_S = ±3 V to ±18 V		7	32	µV/V
Large-Signal Voltage Gain	A_{VO}	R_L ≥ 2 kΩ, V_O = ±10 V	120	400		V/mV
		R_L ≥ 500 Ω, V_O = ±0.5 V, V_S = ±3 V[4]	100	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	R_L ≥ 10 kΩ	±12.0	±13.0		V
		R_L ≥ 2 kΩ	±11.5	±12.8		V
		R_L ≥ 1 kΩ		±12.0		V
DYNAMIC PERFORMANCE						
Slew Rate	SR	R_L ≥ 2 kΩ[3]	0.1	0.3		V/µs
Closed-Loop Bandwidth	BW	A_{VOL} = 1[5]	0.4	0.6		MHz
Closed-Loop Output Resistance	R_O	V_O = 0, I_O = 0		60		Ω
Power Consumption	P_d	V_S = ±15 V, No Load		80	150	mW
		V_S = ±13 V, No Load		4	8	mW
Offset Adjustment Range		R_P = 20 kΩ		±4		mV

NOTES

[1]Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

[2]Long-term input offset voltage stability refers to the averaged trend time of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in VOS during the first 30 operating days are typically 2.5 µV refer to the typical performance curves. Parameter is sample tested.

[3]Sample tested.

[4]Guaranteed by design.

[5]Guaranteed but not tested.

Specifications subject to change without notice.

OP07–SPECIFICATIONS

OP07E ELECTRICAL CHARACTERISTICS (V_S = ±15 V, 0°C ≤ T_A ≤ 70°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage[1]	V_{OS}			45	130	µV
Voltage Drift without External Trim[2]	TCV_{OS}			0.3	1.3	µV/°C
Voltage Drift with External Trim[3]	TCV_{OSN}	R_P = 20 kΩ		0.3	1.3	µV/°C
Input Offset Current	I_{OS}			0.9	5.3	nA
Input Offset Current Drift	TCI_{OS}			8	35	pA/°C
Input Bias Current	I_B			±1.5	±5.5	nA
Input Bias Current Drift	TCI_B			13	35	pA/°C
Input Voltage Range	IVR		±13	±13.5		V
Common-Mode Rejection Ratio	CMRR	V_{CM} = ±13 V	103	123		dB
Power Supply Rejection Ratio	PSRR	V_S = ±3 V to ±18 V		7	32	µV/V
Large-Signal Voltage Gain	A_{VO}	R_L ≥ 2 kΩ, V_O = ±10 V	180	450		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	R_L ≥ 10 kΩ	±12	±12.6		V

NOTES
[1]Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
[2]Guaranteed by design.
[3]Sample tested.

Specifications subject to change without notice.

OP07C ELECTRICAL CHARACTERISTICS (V_S = ±15 V, −40°C ≤ T_A ≤ +85°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Input Offset Voltage[1]	V_{OS}			85	250	µV
Voltage Drift without External Trim[2]	TCV_{OS}			0.5	1.8	µV/°C
Voltage Drift with External Trim[3]	TCV_{OSN}	R_P = 20 kΩ		0.4	1.8	µV/°C
Input Offset Current	I_{OS}			1.6	8.0	nA
Input Offset Current Drift	TCI_{OS}			12	50	pA/°C
Input Bias Current	I_B			±2.2	±9.0	nA
Input Bias Current Drift	TCI_B			18	50	pA/°C
Input Voltage Range	IVR		±13	±13.5		V
Common-Mode Rejection Ratio	CMRR	V_{CM} = ±13 V	97	120		dB
Power Supply Rejection Ratio	PSRR	V_S = ±3 V to ±18 V		10	51	µV/V
Large-Signal Voltage Gain	A_{VO}	R_L ≥ 2 kΩ, V_O = ±10 V	100	400		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_O	R_L ≥ 10 kΩ	±11	±12.6		V

NOTES
[1]Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
[2]Guaranteed by design.
[3]Sample tested.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage (V_S) . . . . . ±22 V
Input Voltage* . . . . . ±22 V
Differential Input Voltage . . . . . ±30 V
Output Short-Circuit Duration . . . . . Indefinite
Storage Temperature Range
  S, P Packages . . . . . –65°C to +125°C
Operating Temperature Range
  OP07E . . . . . 0°C to 70°C
  OP07C . . . . . –40°C to +85°C
Junction Temperature Range . . . . . 150°C
Lead Temperature Range (Soldering, 60 sec) . . . . . 300°C

*For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.

Package Type	θ_{JA}*	θ_{JC}	Units
8-Lead Plastic DIP (P)	103	43	°C/W
8-Lead SOIC (S)	158	43	°C/W

*θ_{JA} is specified for worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP package, θ_{JA} is specified for device soldered to printed circuit board for SO package.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding Information
OP07EP	0°C to 70°C	8-Lead Epoxy DIP	P-8	
OP07CP	–40°C to 85°C	8-Lead Epoxy DIP	P-8	
OP07CS	–40°C to 85°C	8-Lead SOIC	S-8	

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP07 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

OP07 – Typical Performance Characteristics



TPC 1. Open-Loop Gain vs. Temperature



TPC 2. Offset Voltage Change Due to Thermal Shock



TPC 3. Warm-Up Drift



TPC 4. Maximum Error vs. Source Resistance



TPC 5. Maximum Error vs. Source Resistance



TPC 6. Input Bias Current vs. Differential Input Voltage



TPC 7. Input Bias Current vs. Temperature



TPC 8. Input Offset Current vs. Temperature



TPC 9. Low Frequency Noise



TPC 10. Total Input Noise Voltage vs. Frequency



TPC 11. Input Wideband Noise vs Bandwidth (0.1 Hz to Frequency Indicated)



TPC 12. CMRR vs. Frequency



TPC 13. PSRR vs. Frequency



TPC 14. Open-Loop Gain vs Power Supply Voltage



TPC 15. Open-Loop Frequency Response



TPC 16. Closed-Loop Response for Various Gain Configurations



TPC 17. Maximum Output Swing vs. Frequency



TPC 18. Maximum Output Voltage vs. Load Resistance



TPC 19. Power Consumption vs. Power Supply



TPC 20. Output Short-Circuit Current vs. Time



TPC 21. Untrimmed Offset Voltage vs. Temperature



TPC 22. Trimmed Offset Voltage vs. Temperature



TPC 23. Offset Voltage Stability vs. Time



Figure 2. Typical Offset Voltage Test Circuit



Figure 5. Burn-In circuit



Figure 3. Typical Low-Frequency Noise Circuit



PINOUTS SHOWN FOR J, P, AND Z PACKAGES

Figure 6. High-Speed, Low VOS Composite Amplifier



Figure 4. Optional Offset Nulling Circuit



PINOUTS SHOWN FOR J, P, AND Z PACKAGES

Figure 7. Adjustment-Free Precision Summing Amplifier

TYPICAL APPLICATIONS



PINOUTS SHOWN FOR J, P, AND Z PACKAGES

Figure 8. High-Stability Thermocouple Amplifier



PINOUTS SHOWN FOR J, P, AND Z PACKAGES

Figure 9. Precision Absolute-Value Circuit

APPLICATIONS INFORMATION

OP07 series units may be substituted directly into 725, 108A/308A* and OP05 sockets with or without removal of external compensation or nulling components. Additionally, the OP07 may be used in unnulled 741 type sockets. However, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP07 operation. OP07 offset voltage may be nulled to zero through use of a potentiometer (see offset nulling circuit diagram).

PRECISION ABSOLUTE-VALUE CIRCUIT

The OP07 provides stable operation with load capacitance of up to 500 pF and ±10 V swings; larger capacitances should be decoupled with a 50 Q decoupling resistor.

Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can degrade drift performance. Therefore, best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the package temperature.

*TO-99 Package only

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead SO DIP
(S-Suffix)



Revision History

Location	Page

Data Sheet changed from REV. 0 to REV. A.

PRINTED IN U.S.A.

C00316–0–2/02(A)