

On the Applications of Active Filters to Generic Loads

L. Malesani, Fellow, IEEE, P. Mattavelli, Member, IEEE
Department of Electrical Engineering
University of Padova
Via Gradenigo 6/A - 35131 Padova - ITALY

S. Buso, Member, IEEE
Department of Electronics and Informatics
University of Padova
Via Gradenigo 6/A - 35131 Padova - ITALY

Abstract - The paper discusses the application of parallel active filters to the compensation of generic loads. In particular, attention is focused on the potential instability which can occur in the compensating system in the presence of a capacitive load impedance. This problem is illustrated in the case of a typical active filter implementation but the analysis is extended also to other control strategies discussed in the literature. Some of these are shown to improve the system's stability, although at the expense of an increased interaction with the utility grid. The modulation technique of the power converter implementing the active filter also plays a key role in determining the system's robustness and the quality of the compensation. The last part of the paper discusses the effectiveness of the more common current control strategies both from the stability and from the compensation quality standpoint.

I. INTRODUCTION

Applications of active power filters have undergone a remarkable development since the power electronics technology based on fast switching power devices has become available. As known, active filters can be used to supply leading and lagging reactive power, to compensate current harmonics, unbalance, and possibly flicker of non-linear and fluctuating loads [1], [2]. However, the great potentialities of active power filters have so far been used mainly to compensate individual non-linear loads, typically thyristor rectifiers with smoothing inductors. Many issues regarding topologies, compensation strategies, current control techniques have been investigated in the past for this kind of applications.

In the last few years, the application of active filters on a larger scale has gained increasing attention. This is due to the need of either the utility or the customer to provide an active power device able to compensate harmonics, unbalance and flicker for a given group of loads, which may possibly be located far away from the point of installation of the active filter. The loads to be compensated are, of course, unknown and may even include some internal reactive and/or resonant compensation system.

This kind of application, which refers to the so-called "custom power" concept, poses new and interesting problems for the design and control of active power filters, which mainly derive from the different and unknown configurations under which the load can present itself, and from the wide load power rating, ranging from a few kVA's to some MVA's. The most relevant issues concern the choice of the *compensation strategy*, the selection of the *modulation technique* and *EMI filters* and the choice of the *active filter topology*.

The paper presents a comparative analysis of the solutions proposed for the former two issues, while the selection of the filter topology is not considered, assuming that a parallel active filter is the chosen option. Indeed, for the application to the compensation of generic loads, both series active filters and hybrid solutions [5]-[8] can be considered, but will not be discussed here.

Regarding the compensation strategy, we recall [3], [4], [9] that, using the classical load current detection method or, equivalently, the supply current detection method, even a small capacitor in the load, rated at a few percent of the nominal power, may cause the instability of the system. We also show that providing a line current proportional to the line voltage instead of a purely sinusoidal waveform can contribute to the attenuation of the aforementioned instabilities. Compensation strategies based only on voltage detection methods [3], [4], [11] are not affected by the aforementioned instabilities, but their application implies an increased interaction with the supply voltage harmonics and thus is limited mainly to the damping of harmonic propagation in power distribution systems and is less suited for the compensation of a specific group of loads.

A key role in determining the system's robustness is played by the current control technique; in fact, as it will be

shown, the dynamic response of the current loop may directly affect the aforementioned instabilities. It is therefore extremely important to select a high performance current control strategy in order not to aggravate the problem. Moreover, the quality of the compensation in terms of residual harmonic content in the line current is also largely dependent on the current loop performance. Therefore, in the last part of the paper a critical analysis of some widely used current control strategies is presented. Among the digital-deadbeat current control, sine-triangular current control, possibly used in the d-q reference frame, and the fixed frequency hysteresis current control, the last one provides, of course, the best performance. However, the differences among these solutions are not so small as expected especially if the load is composed, for a non-negligible part, by thyristor rectifiers. In this case we show, through numerical simulations, how the THD of the line current can strongly change depending on the adopted current-control.

II. REVIEW AND STABILITY ANALYSIS OF CONVENTIONAL CONTROL STRATEGIES

Fig. 1 shows an equivalent circuit of a parallel active filter compensating a generic load. The analysis assumes that the supply network is represented by an internal voltage e_s with a series impedance Z_s and the active filter by a current generator i_{FA} driven, with a delay mainly determined by the current control loop, by a current reference i_{FA}^* . Instead, the load is represented by a Norton equivalent circuit, where the current generator indicates the purely distorting load and impedance Z_L the passive components of the load, which may also include the possible capacitive compensation. Note that also diode rectifiers with purely capacitive filters exhibit a low impedance component during diode conduction. Indeed, these assumptions are a very rough approximation of the actual system's behaviour, but they are complete enough to




Fig. 1 - Simplified configuration of a parallel active filter compensating a generic load




Fig. 2 - Load current detection method: dotted lines represent the active damping. $Z_{tot}(s) = Z_L(s) // Z_S(s)$

present and understand the typical instabilities which occur in the practical system, when generic loads include low-impedance components. In fact, when it is not possible to measure the purely distorting current i_L , the conventional compensation strategy, based on the total load current i_{LT} measurement, may imply the instability of the system, if Z_L includes a capacitive component, as shown in [3], [4], [9]. In fact, denoting the harmonic content of the line current by i_{LTh} and imposing the constraint:

$$i_{FA}^* = -i_{LTh} \quad (1)$$

which implies the compensation by the active filter of any harmonic current drawn by the load, the block diagram depicted in Fig. 2 can be derived. Referring to Fig. 2 the open loop gain for the system can be calculated and Bode or Nyquist plots can be drawn to analyse the system's stability. The transfer function $F(s)$ is intended to represent an ideal notch filter which eliminates only the fundamental component from the feedback signal. Transfer function $G(s)$, as can be easily seen by Fig. 1, is instead given by:





Fig. 3 - Load current detection method: ($Z_s = R_s + sL_s$, $Y_L = G_L + sC_L$; $L_s = 0.03$ pu, $L_s/R_s = 10$, $C_L = 0.10$ pu, $G_L = 0.4$ pu) a) load current harmonic compensation without control delay b) load current harmonic compensation with control delay ($T_{PWM} = 0.6$ ms)




Fig. 4 - Effect of the active damping: ($Z_S=R_S+sL_S$, $Y_L=G_L+sC_L$; $G_{load}=1pu$, $L_S=0.03pu$, $L_S/R_S=10$, $C_L=0.10pu$, $G_L=0.4pu$)
a) load current harmonic compensation without control delay
b) resistive absorption without control delay

$$G(s) = -\frac{Z_S(s)}{Z_S(s) + Z_L(s)} \quad (2)$$

As can be seen in Fig. 3, the loop gain exhibits a very small phase margin at those frequencies where the possible current loop delay is effective. A very small delay can therefore bring the system to instability. Fig. 3 also shows the resulting Bode plot when a pole is inserted in the loop to model the delay introduced by the current control. The outgoing system is clearly unstable (bold line).

It is worth noting that the resulting instability is *inherent* in the active filter's control strategy, which tries to cancel any of the load harmonic currents, even if, as in the considered case, the capacitive component of the load impedance is quite small (0.10pu). A certain improvement in the system stability can be provided if a damping function is added to the active filter control strategy, as shown by the dotted line in the diagram of Fig. 2, where G_{load} is the damping coefficient. This function is inherently implemented when a line current proportional to the load voltage is chosen as the active filter




Fig. 5 - Supply current detection method: dotted lines represent the active damping. $Z_{tot}(s) = Z_L(s) // Z_S(s)$, $G_S(s) = Z_L(s)/(Z_L(s) + Z_S(s))$




Fig. 6 - Supply current detection method: ($Z_S=R_S+sL_S$, $Y_L=G_L+sC_L$; $k_S=10$, $L_S=0.03pu$, $L_S/R_S=10$, $C_L=0.10pu$, $G_L=0.4pu$)
a) without control delay;
b) with control delay ($T_{PWM}=0.5ms$)

control strategy. In this case, as can be seen in the Bode diagram shown in Fig. 4, the phase margin is slightly increased, but, anyway, this provision is not a solution to the problem. Even if bigger than before, the phase margin is in fact still not sufficient to guarantee the system's stability. To further clarify the generality of this point a similar analysis is done for a different control strategy, sometimes encountered in practical implementations, which is based on the supply current measurement. In this case, by imposing:

$$i_{FA}^* = -k_S i_{Sh} \quad (3)$$

where k_S is a sufficiently high gain, the block diagram depicted in Fig. 5 can be obtained. Again, the calculation of the open loop gain allows to derive the Bode plot depicted in Fig. 6, which demonstrates the potential instability of the system, particularly evident when the control delay is explicitly taken into account in the calculation of the open loop gain (bold line). Also in this case a damping action in the active filter control can slightly improve the stability margin.




Fig. 7 - Scheme of the considered application with input capacitive filter




Fig. 8 - Load current detection method with a capacitor on the line side: ($Z_S=R_S+sL_S$, $Y_L=G_L+sC_L$; $L_S=0.03pu$, $L_S/R_S=10$, $C_L=0.10pu$, $C_S=0.5pu$, $G_L=0.4pu$)
a) without active damping;
b) with an active damping $k_v=3pu$

III. SUMMARY OF POSSIBLE ALTERNATIVE APPROACHES

This section of the paper presents some alternative approaches for the control of the active filter, which can somewhat improve the system's stability.

A. Input capacitive filter

As shown in [10], the insertion of a properly sized capacitor on the line side, as shown in Fig. 7, is a potential solution for the aforementioned instabilities. Indeed, this solution modifies the transfer function $G(s)$ so that a better stability margin can be achieved, as shown in Fig. 8. Note, however, that even a $0.50pu$ value for C_S does not give the desired improvement even with a small load capacitor ($C_L=0.10pu$). A better phase margin is obtained when the filter C_S is combined with an active damping implemented by the active filter, as shown by the thick line of Fig. 8. However, even in these conditions, a big filter capacitor is needed to achieve the desired stability margin.

A considerable improvement can be achieved without physically connecting a filter capacitor at the input of the compensating system by "virtually" generating a capacitive current absorption from the grid by means of the active filter itself, whose reference current will include a term proportional to the time derivative of the input voltage. This




Fig. 9- Supply voltage detection method. $Z_{tot}(s) = Z_L(s) // Z_S(s)$




Fig. 10 - Supply voltage detection method: ($Z_S=R_S+sL_S$, $Y_L=G_L+sC_L$; $G_V=20$, $L_S=0.03pu$, $L_S/R_S=10$, $C_L=0.10pu$, $G_L=0.4pu$)
a) $C_L=0.10pu$;
b) $C_L=0.30pu$

solution tends to cancel the feedback loop shown in Fig. 2. This can be an effective solution if the capacitive component of the load is limited to a given amount and the "virtual" capacitor offered by the active filter is set equal to the maximum capacitive component of the load. Note that even this solution increases the interaction with the voltage harmonics, as the solutions hereafter reported.

B. Voltage Sensing Based Methods

A different control strategy for the active filter is the one proposed in [3], [4], where the line voltage is used to derive the current reference for the active filter, as shown in Fig. 9. The same loop gain evaluation done in the previous cases reveals for this solution a very good phase margin (close to 90°), as shown in Fig. 10 for two different values of the capacitive load impedance. This solution is, however, well suited for the compensation of very high power loads, but it is not possible to use it to compensate a load, or a group of loads, having a power rating much smaller than the power rating of the line they are connected to. This, indeed, would require a considerable oversizing of the compensation system




Fig. 11 - Scheme of the voltage source solution

to cope with the interaction with the power line or, in alternative, the use of considerable series reactive impedances to reduce such interaction.

An alternative approach is the one proposed in [11] and shown in Fig. 11. The solution to the stability problem is found in the implementation of a stabilised voltage source capable of having a smaller impedance than the power line in the frequency range of interest. With this scheme, the harmonic currents drawn by the load are supplied by the stabilised voltage source rather than by the line, thus achieving the harmonic compensation. Of course the limitation to the application of this solution is, as in the previous case, the need to oversize the converter. Besides, the output capacitor of the voltage source must be considerably rated, in order to offer to the harmonic currents a lower impedance than the one offered by the line, when the output voltage control bandwidth is exceeded. This solution has, however, some potential advantages when the active filter must behave as an UPS during possible line voltage sags.

C. Off-line Reference Calculation

When the load behaviour can be considered slowly varying, it is possible to adopt the off-line generation of the active filter current reference, based on the FFT evaluation of the load current. By compensating only the slowly varying harmonic content of the distorting current and by limiting the maximum harmonic order of the compensation, it is possible to reduce the effects of the stability problem. In fact, even if the harmonic compensation is performed with a delay equal to a supply period, the aforementioned potential instability is still present.

IV. AN EXAMPLE OF ACTIVE FILTER INSTABILITY

This section presents some simulation results showing how the aforementioned instabilities may occur also in the compensation of a common three-phase diode rectifier with capacitive output filter. The considered situation is quite different from the cases discussed above, since the load is highly non-linear, and is presented only as an illustrative example. A parallel active filter, implemented with an hysteresis current control, compensates the harmonics generated by the diode rectifier, which adopts a capacitive output filter C_{dc} ($C_{dc}=680\mu\text{F}$) and supplies a load rated 1kW. A small inductor filter L_f ($L_f=500\mu\text{H}$) is connected at the input of the distorting load, fed at $380V_{\text{RMS}}$ phase-to-phase voltage. The line impedance is supposed to be inductive ($L_s=4\text{mH}$) and a small filter capacitor ($C_s=5\mu\text{F}$) is used to eliminate the high frequency harmonic components from the line current. Fig. 12 clearly shows an unstable behaviour during diodes' conduction. Indeed, when the load current is zero because the rectifier diodes are off, the active




Fig. 12 - Simulated active filter behaviour; i_{LT} (6 A/div.), i_S (6 A/div), i_{FA} (6 A/div); time scale (2 ms/div.)




Fig. 13 - Simulated active filter behaviour ; i_{LT} (6 A/div.), i_S (6 A/div), i_{FA} (6 A/div), time scale (2 ms/div.)

filter is able to control the supply current i_s , which appears almost sinusoidal. Instead, when the diodes are conducting, the active filter load presents a capacitive impedance, which destabilizes the system. Consequently, oscillations appear on the current waveforms. A straightforward strategy to remove these oscillations is to increase the filter inductor at the input of the diode rectifier ($L_f=2\text{mH}$) thus reducing the capacitive impedance of the load. In this particular case, this provision eliminates the instability, as clearly shown by Fig. 13.

V. REVIEW OF CURRENT CONTROL TECHNIQUES

The stability analysis presented in section II revealed the very important part played by the current control strategy, adopted for the active filter implementation, in determining the stability margin of the system. It is possible to see that the current control delay gives a decisive contribution in the determination of the residual phase margin of the system. If, for instance, a conventional dead-beat current control technique is used, an additional phase margin reduction corresponding to the typical two-cycle delay of the algorithm must be taken into account. Depending on the adopted switching and sampling frequency, this can represent an unacceptable deterioration of the stability margin of the system. It is therefore critical to select the current control




Fig. 14 - Basic scheme of a linear rotating frame current regulator; i_F is the active filter current vector (abc frame)

strategy that potentially offers the fastest dynamic response. Moreover, even if no stability problems are encountered, the quality of the achieved compensation is greatly affected by the dynamic performance of the current control. To evaluate these aspects, a comparison of the more commonly adopted current control strategies is now proposed [12]-[17].

A. Linear Current Control

The conventional version of the linear current controller, performs a sine-triangle PWM voltage modulation of the power converter using the current error filtered by a proportional-integral (PI) regulator as the modulating signal. Differently, recent versions of the linear current control exploit the d-q rotating frame [18]-[21]. Control variables are mapped into the rotating frame, according to the scheme represented in Fig. 14. The main advantage of such a solution is that the fundamental harmonic components of voltage and current signals appear constant to the current regulator. Therefore, the line voltage, which is almost sinusoidal, is seen by the current regulator as a constant quantity. As a consequence, the rejection of this disturbance is much more effective. On the other hand, the well known bandwidth limitation of the PI regulators, which remains unchanged, still implies significant errors and delays in the tracking of the high order harmonic components of the current reference. In active filter applications these errors usually reflect in a not completely satisfactory harmonic compensation's quality.

B. Digital Dead-Beat Control

As it is described in [22] an effective exploitation of the advantages of the digital current control can be achieved by adopting an improved version of the well known dead-beat control technique [23]-[27]. In the conventional implementation the digital control calculates the phase voltage so as to make the phase current reach its reference by the end of the following modulation period [28], [29]. The calculations are often performed in the α, β frame, and the space vector modulation (SVM) strategy, which suits the




Fig. 15 - Basic scheme of a digital dead-beat current regulator i_F is the active filter current vector

digital implementation very well, is applied to the switching converter. This is essentially the situation depicted in Fig. 15. An important advantage of this technique is that it may not require the line voltage measurement in order to generate the current reference. Indeed, the dead-beat control's algorithm implies an estimation of the line voltage instantaneous value, which can therefore be used also for the current reference generation. On the other hand, the inherent delay due to the calculations is indeed a serious drawback for this technique [22]. Due to the high required speed of response it becomes the main limitation in active filter applications and may imply an unsatisfactory performance level.

C. Hysteresis Control

The basic implementation of the hysteresis current controller derives the switching signals from the comparison of the current error with a fixed hysteresis band. Though simple and extremely robust, this control technique exhibits several unsatisfactory features. The main one is that it produces a varying modulation frequency for the power converter. This is in general responsible for various problems from the difficulty in designing the input filters to the generation of unwanted resonances on the utility grid. Another negative aspect of the basic hysteresis control is that its performance is negatively affected by the phase currents'




Fig. 16 - Basic scheme of an hysteresis current regulator

interaction typical of three phase systems with insulated neutral. Anyway, a lot of improvements to the original control structure have been suggested by industrial applications. First of all, phase current decoupling techniques have been devised. Secondly, fixed modulation frequency has been achieved by a variable width of the hysteresis band as function of the instantaneous output voltage. Fig. 16 shows the simplified scheme of the implementation of such a controller. As can be seen, the controller modifies the hysteresis band by summing two different signals. The first is the filtered output of a PLL phase comparator (β_1), the second is the filtered output of a band estimation circuit (β_2). The band estimator implements a feedforward action that helps the PLL-based circuit to keep the switching frequency constant; in this way, the output of the PLL circuit only provides the small amount of the modulation of the hysteresis band which is needed to guarantee the phase lock of the switching pulses with respect to an external clock signal. This ensures also the control of the mutual phase of the modulation pulses. All of these provisions have allowed a substantial improvement in the performance of the hysteresis current controller, as it is widely discussed in [30].

VI. COMPARATIVE SIMULATION OF THE CURRENT CONTROLLERS

This section of the paper presents some simulations illustrating the main issues so far discussed. The ratings of simulated system used for the evaluation of the current controllers' performance are reported in Table I. The considered situation is a typical, high demanding, application

Table I - Simulated System Ratings

Input Voltage	$V_S = 380V_{RMS}$
Rectifier Load Rated Power	$P_N = 100kW$
Rectifier Input Inductor	$L_R = 100\mu H$
Rectifier Load Inductor	$L = 750\mu H$
Rectifier Load Current	$I_L = 150A$
Switching Frequency	$f_{sw} = 10kHz$
Active Filter Inductor	$L_F = 250\mu H$
Active Filter DC Link Capacitor	$C = 2500\mu F$
Active Filter DC Link Voltage	$E = 750V$

of a parallel active filter for the compensation of a thyristor rectifier with inductive load. This situation is the more suited to highlight the differences in the dynamic performance of the various current controllers. The presence of step changes in the load current allows to immediately evaluate the dynamic speed of response of the active filter, that, as was previously said, directly affects the stability of the system when applied

to the compensation of generic loads, and, in general, determines the quality of the compensation of harmonic currents injected in the line by any distorting load.

Fig. 17, 18 and 19 describe the system's operation with the linear, digital dead-beat and hysteresis control respectively, all for the same firing angle of the thyristor rectifier ($\alpha=40^\circ$). In particular, the upper part of each figure shows the relevant system's waveforms; these are the line voltage V_S , the line current i_S , the rectifier current i_{LR} , the active filter current i_F superimposed to its reference i_F^* , and the current error ϵ_S . On the figure bottom, the corresponding line current spectrum, referred to the amplitude of the fundamental current, is shown. As far as the linear control is concerned (Fig. 17), it is possible to notice the relevant effect, in terms of current error, of the sudden change in the slope of the load current. For this controller, as it was said before, the main limitation is represented by the quite low achievable bandwidth of the linear regulator. In this case the bandwidth is about 2.5kHz. It is worth noting that, since the modulation frequency of the power converter is 10kHz, this value is pretty close to the limit beyond which stability problems may




Fig. 17 - Top: simulated active filter behaviour with $\alpha=40^\circ$ and linear control

i_S (150 A/div.), ϵ_S (75 A/div.), t (2 ms/div.)
Bottom: line current i_S spectrum

arise. Accordingly, the position of the PI zero is about 1460Hz, where the open loop gain is about 1.7, so as to guarantee a proper phase margin (60°). Anyway, due to the control's delay the compensated current exhibits significant residual errors in the presence of load current's step variations. The quality of the compensation is especially degraded in the high frequency range of the spectrum, where the effect of such variations in the current waveform is particularly evident. It is therefore possible to see that the linear controller may not be recommended for the application to active filters, because of its inherently slow dynamic response.

Fig. 18 reports the results of the system's simulation with the dead-beat controller. Note that the considered implementation uses a double-prediction algorithm for the calculation of the current reference that minimises the control's delay. As the load power is unchanged, the current reference practically coincides with that of the linear control. As can be seen, also the dead-beat regulator exhibits a not very satisfactory compensation quality. Because of the residual compensation errors the harmonic content of the line current is particularly relevant in the high frequency range, demonstrating a substantial delay in the response to the step changes in the load current. Therefore, also the dead-beat controller may have stability problems if applied to the compensation of generic loads.

TABLE II
RMS CURRENT ERROR AND LINE CURRENT THD

	Linear Control	Dead Beat Control	Hysteresis Control
RMS [%]	7.68	7.04	1.63
THD [%]	7.64	6.98	1.45

Finally, Fig. 19 describes the behaviour of the hysteresis controller. All the details concerning the controller's design can be found in [30]. As it can be seen, for this control technique, the quality of the harmonic and reactive power compensation is better than the previous cases. The speed of response of this controller is maximum, which, in case of application to the compensation of generic loads, allows to get the largest stability margin.

The comparison of the simulation results can be performed by evaluating also the current error RMS value and the line current total harmonic distortion (THD). Both the RMS value and the total harmonic distortion have been calculated in the range of the harmonic components up to a frequency of 2kHz, as required by IEC standards. This choice is justified also by the fact that the high frequency harmonic components due to the modulation process are always practically eliminated by means of suitable passive filters.

The normalised RMS value of current error and the total harmonic distortion of the line current, both related to the amplitude of the fundamental component of the input current, are given in Table II. As can be seen, the significant superiority of the hysteresis current control technique is confirmed by the reported data.

In conclusion, as far as the compensation quality and the previously discussed stability issues are concerned, the performance of the linear and dead-beat controllers may not be in any case adequate. The hysteresis control, by keeping the harmonics about 60dB below the fundamental level, seems to be able to guarantee the fastest dynamic response and therefore the highest stability margin. This superiority is also confirmed by the data reported in Table II, where both the current total harmonic distortion and the error RMS value are much lower than those of the linear and dead-beat controls. The difference between the hysteresis controller performance and that of the other controllers is, of course, related to the firing angle of the rectifier and, in general, increases when the phase angle is increased.

It is also possible to notice that the performance of the




Fig. 18 - Top: simulated active filter behaviour with $\alpha=40^\circ$ and dead-beat control; i_s (150 A/div.), ϵ_s (75 A/div.), t (2 ms/div.)
Bottom: line current i_s spectrum




Fig. 19 - Top: simulated active filter behaviour with $\alpha=40^\circ$ and hysteresis control
 i_s (150 A/div.), e_s (75 A/div.), t (2 ms/div.)
 Bottom: line current i_s spectrum

linear and of the dead-beat controllers turn out to be quite similar, with a slight superiority for the dead-beat controller. Both are not able to offer a sufficiently fast dynamic response, which makes their application not recommendable, in any case when the stability margin of the compensation system is critical.

VII. CONCLUSIONS

The application of parallel active filters to the compensation of generic loads poses interesting control and design problems. The paper shows that, when the load configuration is unknown and capacitive load impedances can be expected, the conventional active filter control strategies, based on line or load current sensing, are potentially unstable. The stability margin of the compensation system is calculated for a small capacitive load impedance and results to be rather poor. Because of that, the delay in the implemented active filter current control loop is a truly critical factor in determining the stability of the system. Different control

strategies are analysed, which allow to significantly increase the stability margin, but pay this positive effect at the expense of an increased interaction with the utility grid. This, consequently, makes the application of these compensating systems suited mainly for large power distribution systems, or in those cases where the line power rating is comparable with the load power rating. A significant oversizing of the power converter or the insertion of decoupling inductive reactances are otherwise necessary to cope with the interaction with the line. To conclude the analysis, a review of the most common current control strategies is proposed, whose aim is to highlight the differences in the dynamic performance of the various techniques in an active filter application. The comparison is performed by simulating a typical situation where the distorting load to be compensated is a thyristor rectifier.

The results of the comparison show a clear superiority of the hysteresis control. Indeed, the performance of this control strategy is, on the basis of the indexes considered in the paper (line current spectrum, THD and RMS value of current error), better than those of the other techniques. The dead-beat controller, which has the advantage of being suitable for a fully digital implementation, is limited in its performance by the inherent calculation delay. Similarly, the linear control's bandwidth limitation turns into a not completely satisfactory compensation's quality especially in the presence of high di/dt in the current reference.

Therefore, the hysteresis control strategy seems to be the most indicated for the application to the compensation of generic loads, since it minimises the control's delay which affects the system's stability.

REFERENCES

- [1] H.Akagi and A.Nabae: "Control Strategy of Active Power Filters Using Multiple Voltage Source PWM Converters", IEEE Trans. on Ind. App., Vol.IA-22, no. 3, May/June 1986, pp.460-465
- [2] L.Malesani, L.Rossetto and P.Tenti: "Active Filter for Reactive Power and Harmonics Compensation", IEEE PESC'86 Conf. Proc., 1986, pp.321-330
- [3] H. Akagi: "Control Strategy and Site Selection of a Shunt Active Filter for Damping of Harmonic Propagation in Power Distribution Systems". IEEE Trans on Power Delivery, Vol.12, No.1, January, 1997, pp. 354-362.
- [4] H. Akagi: "A Shunt Active Filter based on Voltage Detection for Harmonic Damping throughout a Power Distribution Systems". EPE'97 Conf. Proc., Vol.1, pp. 1.440-1.446.
- [5] H. Akagi, H. Fujita, A. Nabae: "A combined system of shunt passive and series active filters - an alternative to shunt active filters" EPE 91 Conf. Proc., Firenze 1991, pp. 3.012-3.017.
- [6] N. Balbo, D. Sella, R. Penzo, G. Bisiach, D. Cappellieri, L. Malesani, A. Zuccato: "Hybrid active filter for parallel harmonic compensation" EPE 93 Conf. Proc., Sept 1993, pp. 133-138.
- [7] S. Bhattacharya, P. Cheng, D.D. Divan: "Hybrid Solutions for Improving Passive Filter Performance in High Power Applications". IEEE Trans. on Industry Applications, vol. 33, no.3 May/June 1997.

- [8] S. Khositkasame, S. Sangwongwanich: "Design of Harmonic Current Detector and Stability Analysis of a Hybrid Parallel Active Filter". Proc. of Power Conversion Conf., Nagaoka, 1997, pp. 181-186.
- [9] F. Le Magoarou, F. Monteil: "Comparison of the Performances and the Stability of an Active Power Filter according to the Load Characteristic, the Line Impedance and the Point of Measurement of the Current" PCIM Proc., June 1994, pp. 247-254.
- [10] C. Tuttas: "Compensation of Capacitive Loads by a Voltage Source Active Filter", ETEP, Vol.2, no.1 Jan.-Feb. 92.
- [11] U. Kriegler, B. Ratering-Schnitzler: "Unified Power Conditioning System - Combined UPS with Power Quality", Power Quality Conf. Proc., June 1997, pp. 223-232.
- [12] V.R.Stefanovic and R.M.Nelms: "Microprocessor control of motor drives and power converters". In Tutorial Course Record, as part of IEEE/IAS 1991 Ann. Meet., Dearborn, Oct. 1991, pp.5/1-35.
- [13] D.Wuest and F.Jenni: "Space vector based current control schemes for voltage source inverters". IEEE PESC'93 Conf. Rec., Seattle, 1993, pp.986-992.
- [14] H.W.Van der Broeck, H.C.Skudelny and G.V.Stanke: "Analysis and realization of a pulse width modulator based on voltage space vectors". IEEE Trans. Ind. Appl., vol. 24, no. 1, 1988, pp. 142-150.
- [15] D.M.Brod and D.W.Novotny: "Current control of VSI-PWM inverters". IEEE Trans. on Ind. Appl., vol. IA-21, no. 4, 1985, pp. 562-570.
- [16] J.W.Dixon, S.Tepper, L.Moran: "Analysis and Evaluation of Different Modulation Techniques for Active Power Filters", IEEE APEC'94 Conf. Proc., 1994, pp. 894-900
- [17] M.P.Kazmierkowski, M.A.Dzieniakowski: "Review of Current Regulation Techniques for Three-Phase PWM Inverters", IEEE IECON'94 Conf. Proc., 1994, pp.567-575
- [18] T.M.Rowan and R.J.Kerkman: "A new synchronous current regulator and an analysis of current regulated PWM inverters", IEEE Trans. on Industry Applications, vol. IA-22, no. 4, July/Aug. 1986, pp.678-690
- [19] T.M.Rowan, R.J.Kerkman, and T.A.Lipo: "Operation of naturally sampled current regulators in the transition region", IEEE Trans. on Industry Applications, vol. IA-23, no. 4, April, 1987, pp. 586-596
- [20] C.T.Rim, N.S.Choi, G.C.Cho and G.H.Cho: "A Complete DC and AC Analysis of Three-Phase Controlled-Current PWM Rectifier Using Circuit D-Q Transformation", IEEE Trans. Power Electronics, Vol.9, No.4, July, 1994, pp.390-396
- [21] N.R.Zargari, G.Joos: "Performance Investigation of a Current-Controlled Voltage-Regulated PWM Rectifier in Rotating and Stationary Frames", IEEE IECON'93 Conf. Proc., 1993, pp.1193-1198
- [22] D.G.Holmes, D.A.Martin "Implementation of Direct Digital Predictive Current Controller for Single and Three Phase Voltage Source Inverters", IEEE IAS'96 Ann. Meet. Conf. Rec., 1996, pp.906-913
- [23] H.Le-Huy, K.Slimani and P.Viarouge: "A predictive current controller for synchronous servo drives". EPE 91 European Conference on Power Electronics and Applications, Firenze, Sept. 1991, pp.2.114-2.119.
- [24] T.G.Habetler: "A space vector based rectifier regulator for AC/DC/AC converters". EPE 91 European Conference on Power Electronics and Applications, Firenze, Sept. 1991, pp.2.101-2.107.
- [25] A.Kawamura, T.Haneyoshi and R.G.Hoft: "Deadbeat controlled PWM inverter with parameter estimation using only voltage sensor". IEEE PESC'86 Conf. Rec., 1986, pp.576-583.
- [26] T.Kalker, A.Ackva and U.Jansen: "Novel digital controller for induction machines considering the inverter switching times and a fluctuating dc-link voltage". EPE'91 Conf. Rec., Firenze, 1991, pp.2.058-2.063.
- [27] H.Le-Huy : "Microprocessors and digital IC's for motion control". Proceedings of the IEEE, vol.82, no.8, Aug.1994, pp.1140-1163.
- [28] K.P.Gokhale, A.Kawamura and R.G.Hoft: "Dead beat microprocessor control of PWM inverter for sinusoidal output waveform synthesis", IEEE Trans. on Industry Application, vol. IA-23, no.5, Sept./Oct. 1987, pp.901-909
- [29] T.Kawabata, T.Miyashita and Y.Yamamoto: "Dead beat control of three phase PWM inverter", IEEE Trans. on Power Electronics, vol.5, no.1, Jan., 1990, pp.21-28
- [30] L.Malesani, P.Mattavelli, P.Tomasin: "High-performance Hysteresis Modulation Technique for Active Filters", IEEE-APEC'96 Conf. Proc., 1996, pp.939-946

Luigi Malesani (M'63, SM'93, FM'94) was born in Lonigo (Vicenza, Italy) on September 18, 1933. He received the doctor degree in Electrical Engineering, with honors, from the University of Padova, Italy, in 1962. From 1963 to 1964 he was employed, as a researcher, in the Centro Gas Ionizzati of CNR. At the University of Padova, from 1964 to 1975, he was Assistant Professor of Electrical Engineering, from 1968 to 1975, he was Associate Professor of Electronic Components, and since 1975, he has been Professor of Applied Electronics. His interests are in power electronics, circuit design, electrical machines and automatic control. He has written a number of papers on these subjects. L.Malesani is member of the Italian Association of Electrical and Electronic Engineers (AEI).

Paolo Mattavelli (S'92-M'96) received the Dr. degree (with honors) and the Ph.D. degree from the University of Padova, Italy, in 1992 and 1995, respectively, both in Electrical Engineering. He has been Researcher with the Department of Electrical Engineering at the University of Padova since 1995. His major fields of interest include static power conversion, control techniques and digital simulation. Dr. Mattavelli is a member of the IEEE Power Electronics, IEEE Industrial Application, IEEE Power Engineering Societies and the Italian Association of Electrical and Electronic Engineers.

Simone Buso (M'98) received the Dr. degree (with honors) and the Ph.D. degree from the University of Padova, Italy, in 1992 and 1996 respectively, both in Electronic Engineering. From 1998, he is a researcher in the Department of Electronics and Informatics of the University of Padova. His major fields of interest include analysis and control of power converters, digital control techniques and computer simulation of power electronic circuits.

