An Oblivious Approach to Parallel Algorithms^{*}

Francesco Silvestri

Department of Information Engineering University of Padova, Italy E-mail: silvest1@dei.unipd.it

Abstract

This extended abstract describes my dissertation work undertaken at the University of Padova under the supervision of Prof. A. Pietracaprina. My work has focused on the development of network-oblivious algorithms, that is, parallel algorithms that can run unchanged yet efficiently on a variety of machines characterized by different degrees of parallelism and communication capabilities. Also, I have studied the limitations of the cache-oblivious and network-oblivious approaches.

Keywords: Network-oblivious, cache-oblivious, parallel algorithms, memory hierarchy.

Introduction

Intuitively, a *cache-oblivious* algorithm [3] implements an adaptive strategy which runs efficiently on any memory hierarchy without requiring previous knowledge of the hierarchy parameters. For this reason, cache-oblivious algorithms are particularly attractive in a global computing environment, where software may be run on a variety of different platforms for load management purposes. In such a scenario the actual platform onto which an application is ultimately run, may be unknown at the time when the application is designed. In the recent years, a lot of effort in literature has been concentrated upon the development of efficient cache-oblivious algorithms for many problems, and some cache-oblivious techniques have also been commercialized (e.g., *Tokutek*, *Inc.* developed a storage technology based on cacheoblivious B-trees).

Since the advent of *Chip Multiprocessors* (*CMP*s), the design of efficient vet portable parallel algorithms has received more attention. While the issue of portability is less crucial for algorithms developed for special-purpose massively parallel platforms (e.g., $IBM \ BlueGene/L$), it becomes a primary concern when designing algorithms for CMPs which are likely to be used in a variety of application scenarios and with different (possibly unknown) machine configurations. In literature there are many models, like the Decomposable Bulk Synchronous *Parallel* (D-BSP) model [1], which efficiently describe many significant parallel platforms through few parameters. However, algorithms formulated in these models require the estimation of several architectural parameters, which may be hard and time consuming to do in practice.

Dissertation work

It is natural to wonder whether, at least for some problems, parallel algorithms can be designed that, while independent of any model parameters, are nevertheless efficient for a wide range of such parameters. My dissertation work has focused on this question, that is, on exploring the world of *networkoblivious* algorithms.

The explorative work [4] gives the first insight into the relations between parallel algorithms and cacheoblivious ones. This work provides a simulation technique through which efficient cache-oblivious algorithms are obtained from efficient parallel ones, thus reinforcing the known relation between parallelism and memory hierarchies. A natural question arises regarding the possibility of developing par-

^{*}Some research papers cited in this extended abstract are available at http://www.dei.unipd.it/~silvest1. This work is supported in part by the EU/IST Project "AEOLUS", and by MIUR of Italy under projects "MAINSTREAM".

allel algorithms which are oblivious to certain machine parameters. In [2] we addressed this issue by introducing the notion of network-oblivious algorithms and by defining a framework for their design and analysis. This framework is composed of three models of computation: the algorithm specification model $\mathcal{M}(n)$, which consists of a clique of processors whose number is a function of the input size n; the algorithm evaluation model $\mathcal{M}(p, B)$, which is still a clique but defined by two parameters, i.e. the processor number p and the communication blocksize B which capture parallelism and granularity of communication respectively; the *execution machine model*, which aims to describe the platforms where algorithms are actually carried out through few parameters. We adopted the D-BSP [1] as execution machine model. A network-oblivious algorithm is an algorithm formulated in the $\mathcal{M}(n)$ model, whose communication complexity is, roughly speaking, the number of communications performed by its execution on an $\mathcal{M}(p, B)$. More interesting, for a wide class of network-oblivious algorithms, optimality in the evaluation model for all values of the two parameters implies optimality on an arbitrary configuration of parameters of the execution model.

To help placing the network-oblivious framework in perspective, it may be useful to compare it with the well established cache-oblivious framework. In the latter, the specification model is the *Random Access Machine*; the evaluation model is the *Ideal Cache* model [3], which is composed of a slow unbounded memory and one level of cache described by its size and line length; the execution model is a machine with an arbitrary multilevel memory hierarchy. Moreover, optimality in the two-level model for all values of the two cache parameters translates into optimality on an arbitrary multilevel hierarchy.

In [2], optimal network-oblivious algorithms for matrix multiplication, matrix transposition, sorting, and Fast Fourier Transform are provided. It must be noticed that many of these network-oblivious algorithms are reminiscent of their cache-oblivious counterparts. Moreover, matrix transposition shows a similar negative result on both the cache-oblivious and network-oblivious frameworks. Specifically, many cache-oblivious algorithms reach optimality only in those caches where the cache size is at least the square of the line length (*tall-cache assumption*). In [6, 5] it is proved that there cannot exist a cache-oblivious algorithm for performing any rational permutation for all values of the cache parameters. This result implies that a cache-oblivious algorithm for matrix transposition or the reverse of a vector, which are special cases of rational permutations, cannot be optimal in every cache. Similarly, in the network-oblivious scenario, many algorithms reach optimality only in those models which satisfy an assumption which requires input size, processor number and communication block length to verify a technical relation which is similar to the tall-cache assumption. In [2] it is proved that there cannot exist a network-oblivious algorithm for matrix transposition whose communication complexity is optimal for all values of the parameters of the evaluation model.

Further research

These results offer many new research opportunities. Naturally, the design of efficient networkoblivious algorithms can be considered for many key problems, beyond the few case studies provided in [2]. It would also be useful to identify other classes of machines for which network-oblivious optimality translates into optimal time, and to develop lowerbound techniques that limit the level of optimality that cache and network-oblivious algorithms can reach on certain classes of target platforms.

References

- G. Bilardi, A. Pietracaprina, and G. Pucci. Decomposable BSP: A bandwidth-latency model for parallel and hierarchical computation. In J. Reif and S. Rajasekaran, editors, *Handbook of Parallel Computing*. Chapman & Hall/CRC, 2008.
- [2] G. Bilardi, A. Pietracaprina, G. Pucci, and F. Silvestri. Network-oblivious algorithms. In *Proc. of the* 21st IPDPS, 2007.
- [3] M. Frigo, C. E. Leiserson, H. Prokop, and S. Ramachandran. Cache-oblivious algorithms. In *Proc.* of the 40th FOCS, pages 285–298, 1999.
- [4] A. Pietracaprina, G. Pucci, and F. Silvestri. Cacheoblivious simulation of parallel programs. In Proc. of the 8th APDCM Workshop, 2006.
- [5] F. Silvestri. On the limits of cache-oblivious matrix transposition. In *Proc. of the 2nd TGC*, LNCS 4661, pages 233–243, 2006.
- [6] F. Silvestri. On the limits of cache-oblivious rational permutations. Special Issue of Theoretical Computer Science on the 2nd TGC, to appear.



ADVANCED COMPUTING GROUP

COMMUNICATION COST

- Communication heavily affects the efficiency of parallel algorithms Communication costs depend on:
- " number of processors " interconnection topology
- " other machine-specific characteristics

Models of computation for parallel algorithm design aim at striking some balance between portability and effectiveness

DEFINITIONS

Effectiveness:

Efficiency of algorithms in the model of computation translates into efficiency of execution on target platforms

Portability

The ability of compiling and running programs in the model over a wide class of platforms





AN OBLIVIOUS APPROACH TO PARA Francesco Silvestri, silvest1@dei.uni **Advisor: Prof. Andrea Pietracaprin**

BANDWIDTH-LATENCY MODELS

Bandwidth-latency

Universality

BSP. QSM. Decomposable-BSP. LogP, ...

Fat-Tree. **Pruned Butterfly** Mesh

Effectiveness +

Broad consensus on **bandwidth-latency models**:

Parameters capture relevant machine characteristics

^{*} Logarithmic number of parameters sufficient to achieve high effectiveness

QUESTION Can we design efficient parallel algorithms oblivious to any machine/model parameters?

CACHE-OBLIVIOUS ALGO Sequential platforms feature memory hierarchies:

- ' Many levels of memory " Hierarchy characteristics (memory size, block length
- dramatically with levels and platforms Algorithms are required to be both efficient and portage
- Well-know solution: cache-oblivious algorithms [F



" Parameters M, B are not used for algorithm des " Optimality in a cache-RAM hierarchy implies op cache hierarchy

ipd.it	LALGORITHMS Miami, Florida April 17, 2008
RITHMS	MAIN RESULTS
	Network-oblyious algorithms:
	" Notion of network-oblivious algorithm
h,) change	" Framework for the design, analysis, and execution of network-oblivious algorithms
	" Algorithms for case study applications: matrix multiplication and transposition, FFT a
able	Limits of cache and network-oblivious approaches:
	" Impossibility result for cache-oblivious rational permutations (in particular, matrix tran
RAM	Some of the results are joint works with A. Pietracaprina, G. Pucci and G. Bilai
	PUBLICATIONS
	Papers are available at http://www.dei.unipd.it/~silvest1
CPU	F. Silvestri. On the Limts of Cache-Oblivious Rational Permutations. Special Issue of TCS for selected TGC'06 papers. To appear.
EVEQUEION	∑ G. Bilardi, A. Pietracaprina, G. Pucci, and F. Silvestri. <i>Network-Oblivious Algorithms</i> . In Proc. 21st IPDPS, 2007
MODEL	$\sum_{i=1}^{n}$ F. Silvestri. On the Limits of Cache-Oblivious Matrix Transposition. In Proc. 2nd TGC,
sign	 Vol. 4661 of LNCS, pp. 233-243, 2006. A. Pietracaprina, G. Pucci, and F. Silvestri. <i>Cache-Oblivious Simulation of Parallel</i>
otimality in a multilevel	Programs. In Proc. 8th APDCM, 2006.
EXECUTION MODEL sign otimality in a multilevel	 Proc. 21st IPDPS, 2007. ∑ F. Silvestri. On the Limits of Cache-Oblivious Matrix Transposition. In Proc. 2nd Vol. 4661 of LNCS, pp. 233-243, 2006. ∑ A. Pietracaprina, G. Pucci, and F. Silvestri. Cache-Oblivious Simulation of Para Programs. In Proc. 8th APDCM, 2006.

EXAMPLES OF NETWORK-OBLIVIOUS ALGORITHMS

MATRIX MULTIPLICATION

A	A_{11}	A_{12}	×	B_{11}	B_1	
	A_{21}	A_{22}		B_{21}	B_2	

 $A_{22} \times B_{22} \quad A_{11} \times B_{12} \quad A_{12} \times B_{22} \quad A_{21} \times B_{11} \quad A_{22} \times B_{21}$

Problem: multiplying two $\sqrt{n} \times \sqrt{n}$ matrices, A and B

1) Row-major distribution of *A* and *B* among the *n* PEs

2) Subdivision of the problem into 8 subproblems

3) Each subproblem is solved in parallel within a distinct segment of

S Optimal communication complexity $\Theta\left(\frac{n}{Bn^{2/3}}\right)$ on M(p, B) for **5** Optimal communication time on D-BSP(p, g, B) for $p \le n$

MA	FRI	Χ -	FR	41	NSI	20	S 1	ΓΙ	10	N
0 1	2 3		0	1	4 5		0	4	8	12
4-5 (7		2 3	3	6 7		1	5	9	13
8 9 1	0 11		8		2 13		2	6	10	14
12 13 1	4 15		10 1	1	4 15		3	7	11	15
	Transfo	rm a Z-or	dering in		Transfor	m a Z-or	dering	in		
	a row-major ordering				a colum	n-major o	orderin	ig		

Problem: transposition of a $\sqrt{n} \times \sqrt{n}$ matrix **>** We use a two-step algorithm based on Z-Morton ordering

 \sum Optimal communication complexity $\Theta\left(\frac{n}{pB}\right)$ on M(p, B) for $p \le n$ and $B \le \sqrt{n/p}$ **\Sigma** Optimal communication time on D-BSP(p, g, B) for $p \leq n$ and $B_i \leq \sqrt{n/p}$

S Constraint $B \leq \sqrt{n/p}$ is called *n*-tall block assumption

LIMITS OF OBLIVIOUS APPROACHES

5 We denote with cache/network-aware an algorithm whose specification depends on the parameters of the respective

CACHE-OBLIVIOUS MATRIX TRANSPOSITION

5 There exists an optimal cache-aware algorithm for transposition for each value of M and B**5** There exists an optimal cache-oblivious algorithm for transposition when $B \leq \sqrt{M}$ (*tall-cache assumption*) **5** Can we remove the tall-cache assumption?

THEOREM

There is no cache-oblivious matrix transposition algorithm such that for $\forall M$ and B, its execution on the evaluation model achieves optimal cache complexity

5 The theorem can be extended to other rational permutations (as the bit-reverse of a vector)

Is the tall-cache a strong or weak assumption? Real caches are usually tall: i.e. M = 512 Kbyte, B = 32 byte " Translation Lookaside Buffers (TLB) are usually not tall; i.e. if a TLB is considered as a cache, M = 512 Kbyte, B = 4 Kbyte

NETWORK-OBLIVIOUS MATRIX TRANSPOSITION

There exists an optimal network-aware algorithm for transposition for each value of *B* and *p* **There exists an optimal network-oblivious algorithm for** transposition when $B \leq \sqrt{n/p}$ (*n*-tall block assumption) **>** Can we remove the *n*-tall block assumption?



 $\mathbf{\Sigma}$ Is the *n*-tall block a strong or weak assumption? It is a reminiscent of the tall-cache assumption ' Generally satisfied by real platforms

These works have been supported in part by the EU/IST project AEOLUS, and by MIUR of Italy under project MAINSTREAM.

